Abstract. Exact analytical expressions for the switching delay of an inverter driving an RC load, taking into account the velocity saturation, are obtained. Modified expressions to include theeffectofsource resistance arethen presented.Owing to the limitation on switching current imposed by the velocity saturation mechanism, the switching delay is substantially increased for identical width-io-length ratios of the MOSFET in a complementary MOS logic circuit. Obviously, it is important to increase the saturation velocity by miniband engineering or otherwise to improve the performance. However, it is found that the improvements in the time delay are marginal after a saturation velocity of 2.4 x lO'cm s-' is reached. The effect of technologies aimed at circumventing the hot-electron and other deleterious effects is a longer delay time of the circuit due to increased series resistance. However, the effect of increased series resistance is substantially damped due to velocity safuration. These results are particularly important in designing CMOS circuits with submicrometre MOSFET dimensions
Introduction
Analytical expressions for the switching delay of an inverter play a critical role in timing analysis of VLSI circuits [l-41 . The models normally used make extensive use of long-channel circuit behaviour based on the validity of Ohm's law. In most of the approaches, the resistive part of the load is normally neglected. But, with the breakdown of Ohm's law in present-day shortchannel devices, such an approach gives a reduced time delay of the circuit. Moreover, in the scale-down dimensions, considerable changes in the device fabrication parameters and geometries are being considered to circumvent unwanted hot-electron degradation and other related effects [SI. For example, lightly doped regions are added to source and drain ends, which increase the series resistance 10-20-fold. Furthermore, with submicrometre technology moving at an ever-increasing pace, the electric fields are found to be very high, making the velocity response to electric field nonlinear. These modifications in the device fabrication procedures coupled with increased complexity of VLSI circuits considerably increase the RC time delays.
The effect of velocity saturation on the I-V characteristics of a MOSFET has been studied by Arora and others 0268-1242/94/051108+09 $19.50 @ 1994 IOP Publishing Ltd above the threshold voltage changes to an almost linear relationship as the channel dimensions are reduced to the submicrometre range. Moreover, the pinch-off effect which is normally responsible for the onset of current saturation is found to be absent when velocity saturation is considered even in long channel devices. The carriers always travel at saturation velocity on the drain end in the saturation region as the electric field there is very high, both in short-channel and long-channel devices. Considering these developments, it is necessary that we re-evaluate the time delay expressions where these limitations imposed by the physical laws and changes in technology are incorporated.
In section 2 a short-channel MOSFET model is presented. With this model, the time delay is analysed for both n-and p-devices in sections 3 and 4 respectively.
The timing analysis includes modifications due to source resistance and its bias dependence. The applicability of the analytical expressions in practical situations is presented in section 5. Section 6 concludes this paper.
Short-channel MOSFET model
The prototype structure for the theoretical model is shown in figure 1. In the load of the structure, the resistive part is explicitly included, as it is important in modern submicrometre devices. This resistive part is normally neglected in theoretical analysis of time delay [I, 21. The circuit is a standard inverter circuit except that gate length can be of arbitrary dimensions in this model. The The CMOS inverter circuit driving RC load diffusion capacitances of the source/drain are neglected since they are two orders of magnitude smaller than the load capacitance of the long interconnect driven by the inverter. In effect, the transient response of the inverter without the long interconnect is ignored in the analysis as the timing bottlenecks in VLSI circuits result from the long interconnects driven by circuit elements [4] . The resistance at the output node, R,, represents both the interconnect resistance and the drain resistance. The interconnect resistance equivalent for any complicated network is found from the scheme in [lo] .
The I-V characteristics of the MOSFET are modelled by the expressions in [SI, with a slight modification to include the channel length modulation [ll] and the dependence of the threshold voltage on the source voltage [l] . In the subsaturation region (normally referred to as the linear region), the current-voltage characteristics are given by 
At the onset of current saturation, the carriers are travelling at the saturation velocity, which gives rise to saturation current i m a r =~s , l~o x w ( v G -V D~, J .
The drain current in the saturation region with channel length modulation, described by the parameter V,, included is given by At this stage, it is appropriate to indicate the generality of these expressions to the long-channel behaviour. A MOSFET can be considered as long-channel or short-channel, depending upon the relative magnitude of the appiied gate voitage above threshoid to Vi which depends upon the saturation velocity. Therefore, the device exhibits long-channel behaviour when velocity saturation effect is ignored with usat x CO and V, N CO. In this approximation, VDSac can be approximated as
(1 -K ) Vb, as suggested by Toh et al [9] , where
But, in the short-channel limit ( Vb B V,), VDs,, approximates to (2VG E)'/*, which is considerably lower than VG by a factor of (2V,/V'#. The presence of the second term in equation (2.9) wipes out the pinch-off effect, as the carrier density is now fmite at the onset of current saturation. This shows that carriers are always travelling at the saturation velocity on the drain end, for both long and short channels. The transistor model is now applied to obtain the time delay expressions for low-to-high and high-to-low transitions during the switching action of a CMOS inverter. (3.5) For sufficiently large R,, the device is never in the 1110 saturation region, giving the trivial result of zero time delay contribution from the saturation region.
After this point in time, the n-channel device is in linear region until the final output voltage V, = V and equations (3.1) and (3.2) are transformed as follows ( is the solution of quadratic equation (3.7) with
In equation (3.18) a positive root which is less than Vis accepted on physical grounds. In the case when the device is never in saturation, owing to the high value of R,, V, , . , in equation (3.12 ) is replaced by Ki given by (3.19) Again, a root of equation (3.19) which is less than V, , , , and greater than V, is accepted on physical grounds. The and tdz of equation (3.12) tot2! delay Ed is &pz k4' tkc 'off, of equ8coz (3.5) t, = t d l + t d 2 . (3.20) This is the final delay expression which is quite general in the sense that V, , and V are arbitrary so long as the p-channel device is kept off by K. Hence, the complete output response as a function of time can be constructed with equation (3.20) . The contributions t,, and tdZ are shown in figure 3 by the broken and dotted curves respectively along with the total t, (full curve). The contribution of tdl decreases monotonically with increasing resistance as the drain voltage has to substantially drop due to increasing resistance. This reduction in the saturation region is over-compensated by the increase in td2 Complete waveforms generated from these formulae and SPICE2G6 with the model presented in section 2 are shown in figure 4 . figure 1 , the output capacitance will discharge through the source resistance when the n-device is turned on. Hence in the saturation region v, = -.
R.
-T , (3.21) In this equation, Rs, V, , , , and I,,, all depend on V,. Equation (3.21) cannot be solved by a non-iterative technique. The situation becomes worse when the device is in the linear region. Hence it is simplified to IDrrt RS = 4 (3.22) to obtain a constant value of V, which models an average effect of ID&. Since the value of V, is constant, the source and drain resistances are also constant. Hence, the expressions in section 3.1 can now be applied as V,, and V, are constant. In addition, V, also decreases VDs in the equations of section 3.1. However, there is no need to treat V, as a constant to incorporate the effect of Rs on VDs as the exact treatment of V, in this case is possible. It is clear that VOs is the same whether Rs is included at the source end or the drain end. All one needs to do is replace R, in the equations of section 3.1 by R, + Rs to incorporate the effect on V, . R, that follows in all the subsequent figures and discussions is this effective resistance. Again a positive root smaller than I,,,,Rs with V, = 0 is accepted on physical grounds. The exact waveform for the circuit from SPICE and the waveform generated under this approximation using the exact formulae in section 3.1 are shown in figure 5. It is easily seen that the approximation is fairly accurate and works well. Also, a waveform which ignores the resistances is shown to highlight the effect of the resistances.
Analysis
The impact of velocity saturation and load on time delay is substantial. If the velocity of the camers were a linear function of the electric field, a substantial improvement in inverter delay time with the decrease in dimensions to the submicrometre regime would be expected. But the inverter time delay is limited by the velocity, which tends to saturate to a value of0.8 x 10' cm s-' for electrons in a silicon MOSFET. The full curve in figure 6 shows the delay variation with R, for CO = 0.9 pF, V, = = V,, = 5 V and V = 1 V when velocity saturation effect is considered. The dotted curve in figure 6 shows the delay variation for the long-channel case maintaining the same R, as high as 1.8 ka. the delay penalty with the short-channel model (full curve) is only 10% of that with R, = 800 R compared with 60% for the long-channel model. The chain curve indicates a much slower increase in delay with increasing R, in the short-channel case as compared with long-channel behaviour. In particular, the delay for R, = 800,1300,1800 and 2300 R are 2.21,2.83, 3.51 and 4.22 ns for the long-channel case and 2.21,2.66, 3.22 and 3.87 11s for the short-channel case respectively. The time delay is a nonlinear function of R,. The contribution due to R, becomes significant when the resistance is about 1300 R for the full curve. This shows that consideration of R, plays a crucial role in inverter time delay. In contrast to the commonly held view based on the long-channel model that a heavy penalty has to be paid for improved hot-electron reliability, our calculations show that the penalty of the increased output resistance is heavily damped due to velocity saturation effect.
As shown in [6] , if optical phonon emission is somewhat suppressed, for example by miniband engineering of silicon channels, the saturation velocity can be enhanced to equal the Fermi velocity, which in turn depends on the directional effective mass and the carrier concentration. The broken curve in figure 6 shows Figure 7 . Time delay as a function of changing saturation velocity for the n-channel case, the other parameters being thesameasinfigure6. R, = 800Rforthefull curve, R, = 1300Qforthebrokencurve, R, = 1800Qforthedotted curve and R, = 2300 Q for the chain curve.
timing improvement achieved if saturation velocity is doubled by miniband engineering. The trends are similar to those with the accepted value, with delay improvement by a F~c!o: of 1.37, which is !ewer than the factor of two improvement in electron velocity. Figure I shows the delay as a function of changing uQaL for CO = 0.9 pF with R, equal to 800 i2 (full curve) and 2.3 kQ (chain curve).
Improvement in umL results in a shorter overall time delay.
but it reaches a : asy-ptotic behavioar a! three t i x s the accepted value. This asymptotic behaviour is turned on much earlier with the increase in R,. Hence for LDD-MOS and related submicrometre technologies, this will happen at a much lower velocity. Also, the returns on the of about 2.4 x lo7 cm s-l, However, source and drain resistances are reduced when U,,, increases. This may somewhat decrease the delay but the effect is not expected to be dominant in the presence of substantial interconnect resistance. A! l the erprersio~s c!ear!y indicate thit thc delay will increase linearly with the increase in the value of load capacitance. 
Low-to-high time delay analysis
The p-channel device is responsible for the low-to-high transitions (figure 2). The differential equations controlling the behaviour of the p-channel MOSFET i n the inverter structure are similar to equations (3.1), (3.2) and (3.3) except that the model parameters are that of p-channel device, the source is VDD and the capacitor voltage is rising. After following the same sequence of steps, the saturation region contribution to delay is given by where vDi = V , (at V, = 0)
...
The contribution of the b e a r region is also calculated as in the case of high-to-low transitions to give the linear region delay contributions for low-to-high transitions to 2 vo!tage ; / 2s fc!lc-s: In equation (4.11) a negative root whose magnitude is less than the magnitude of VDD -V is accepted on physical grounds. In the case when the device is never in saturation due to the high value of R,, V, , , , in equation (4.3) is replaced by Ki given by accepted on physical grounds. The total delay tdp is given by the sum of tdlp of equation (4.1) and tdZp of equation
(4.13)
Thin is the final delay expression which is q&e general in the sense that t; and V are arbitrary so long as the n-channel device is kept off by y . Hence, the complete output response as a function of time can be constructed with equation (4.13) .
With the inclusion of source resistance and gate bias dependency, the source voltage V, can be found by a technique similar to that in section 3.2 as A positive root between VDD and V, , -IDSatRs with V, = 0 is accepted on physical grounds. Similar trends of variation of tdlp and tdtp are observed as in the n-channel ( figure 3 ). The vanation of time delay tdp with R, is shown in figure 8 (analogous to the n-channel behaviour of figure 6). The variation of time delay fdp with U , ,~ is shown in figure 9 (analogous to the n-channel behaviour oi figure 7 ). The trends are basicaiiy similar to the n-channel case.
Application of expression to practical circuits
In VLSI circuits, most of the loads are complicated networks of interconnects and capacitors. Figure 9 . Time delay as a function of changing saturation velocity for the p-channel case, the other parameters being the same as in figure 8 . R, = 800R for the full curve, R, = 1300 f2 for the broken curve, R, = 1800 f2 for the dotted curve and R, = 2300R for the chain curve.
Using OBrien's algorithm in [lo), 4 is found to be 1.263 kR and CO is 0.505 pF. Using this R, and CO as input to our formulae, the time delay for CO to discharge from 5 V to i 'v' is obrained. This transiaies to an equivalent device resistance of 1.652 kQ which is used to drive the RC net. This device resistance is of utmost importance for the RC net-based timing techniques [14, 151. Figure 11 shows the SPICE simulation result for the KC, IICL ocmg uiven oy au II-U~V~CC, m u Lnc eyuiviucnr device resistance with a step-down source. From the figure we can see that the equivalent device resistance approximates the delay analysis ofthe n-device fairly well. 
Conclusions
Timing analysis of an inverter by considering the load resistance, the source resistance and deviations from Ohm's law is presented. The accuracy of the expressions derived in this work is verised by an excellent agreement between the waveforms from these formulae and SPICE. phonon emission or by the velocity overshoot effect, the improvement in timing is marginal. Hence, the higher saturation velocity by new designs is of limited value for improving circuit speed if the increase is not substantial. The higher mobility in submicrometre structures does not play a n active role in these trends as the comparison of n-channel with higher mobility and p-channel with lower mobility show similar trends except for the change of W / L ratio of the channel to achieve the same current carrying capability of each channel (n-or p-type) by compensating the mobility difference. These results are useful in designing reliable VLSI circuits with submicrometre dimensions where high-field effects and associated enhanced load resistance play important roles in controlling the circuit speed. A practical example of VLSI timing analysis using the analytic expressions is also presented.
